Parallel dynamic logic (PDL) with speed-enhanced skewed static (SSS) logic
نویسندگان
چکیده
In this paper, we describe Parallel Dynamic Logic (PDL) which exhibits high speed, no charge sharing problem. PDL uses only parallel-connected transistors for logic evaluation and is a good candidate for high-speed low-voltage operation. It has less back-bias e ect compared to other logic styles which use stacked transistors. Furthermore, PDL needs no signal ordering nor tapering. PDL with speedenhanced skewed static logic renders straightforward logic synthesis without area penalty due to logic duplication. Our experimental results on two 32-bit carry lookahead adders using 0.25 m CMOS technology showed that PDL with speed-enhanced skewed static (SSS) logic improves performance over clock-delayed(CD)-domino by 15-27% and power delay by 20-37%.
منابع مشابه
Proving the Decidability of the Pdl×pdl Product Logic
The propositional dynamic logic (PDL) is an adequate tool to write down programs. In a previous article we used PDL to formulate cryptographic protocols as parallel programs. In these protocols at least two agents/individuals exchange messages, so we needed to use product logic to formulate the parallel actions. Ágnes Kurucz proved that S5×S5×S5 — which is the simplest triple product logic — is...
متن کاملReversible Logic Multipliers: Novel Low-cost Parity-Preserving Designs
Reversible logic is one of the new paradigms for power optimization that can be used instead of the current circuits. Moreover, the fault-tolerance capability in the form of error detection or error correction is a vital aspect for current processing systems. In this paper, as the multiplication is an important operation in computing systems, some novel reversible multiplier designs are propose...
متن کاملReducing Dynamic Epistemic Logic to PDL by Program Transformation
We present a direct reduction of dynamic epistemic logic in the spirit of [4] to propositional dynamic logic (PDL) [17, 18] by program transformation. The program transformation approach associates with every update action a transformation on PDL programs. These transformations are then employed in reduction axioms for the update actions. It follows that the logic of public announcement, the lo...
متن کاملSkewed CMOS: noise-tolerant high-performance low-power static circuit family
In this paper, we present a noise-tolerant high-performance static circuit family suitable for low-voltage operation called skewed logic. Skewed logic circuits in comparison with Domino logic have better scalability and they are more suitable for low voltage applications because of better noise margins. Skewed logic and its variations have been compared with Domino logic in terms of delay, powe...
متن کاملA Reduction from DLP to PDL
We present a reduction from a new logic extending van der Meyden’s dynamic logic of permission (DLP) into propositional dynamic logic (PDL), providing a 2EXPTIME decision procedure and showing that all the machinery for PDL can be reused for reasoning about dynamic policies. As a sideeffect, we establish that DLP is EXPTIME-complete. The logic we introduce extends the logic DLP so that the poli...
متن کامل